Material Choices for Tunnel Dielectric Layer and Gate Blocking Layer for Ferroelectric NAND Applications
IEEE ELECTRON DEVICE LETTERS(2024)
Key words
Logic gates,Dielectrics,Dielectric materials,Threshold voltage,Performance evaluation,Iron,FeFETs,Ferroelectric,vertical NAND,memory window,ISPP
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined