Droop Mitigation Using Critical-Path Sensors and an On-Chip Distributed Power Supply Estimation Engine in the Z14™ Enterprise Processor.
2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC)（2018）
Key words
droop mitigation response time minimization,next-generation products,clock gating,z14 enterprise processor,droop mitigation,on-chip distributed power supply estimation engine,critical-path sensors,supply voltage scaling,power supply noise mitigation techniques,power envelopes,enterprise server processor designs
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined