An 18-Bit 183.9Db-Foms,dr MES/Calibration-Free Scalable Zoom ADC Using Fully Passive Coarse Modulator and Gain-Linearity-Enhanced FIA with Sub-1ppm-THD at Full Scale Input in 65-Nm CMOS
2025 IEEE Custom Integrated Circuits Conference (CICC)（2025）
关键词
65-nm CMOS,Energy Efficiency,Power Consumption,Input Signal,Precision Instruments,High Energy Efficiency,Harmonic Distortion,High Linearity,Smart Sensors,Quantization Noise,Calibration Technique,Input Amplitude,Increased Power Consumption,Area Overhead,Mismatch Error,Energy Efficiency Performance,Loop Filter,DC Gain,Shaping Technique
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要