订阅小程序
旧版功能

A Duty-Cycle Switching 30-Gb/s Burst-Mode CDR with 1.6-Ns Locking Time in 28-Nm CMOS

Xin Wang, Achim Vandierendonck, Bruno Govaerts, Tinus Pannier, Warre Geeroms, Caro Meysmans,Johan Bauwelinck,Guy Torfs

IEEE Journal of Solid-State Circuits(2025)

引用 0|浏览0
关键词
Burst-mode clock and data recovery (BM-CDR),closed-loop,duty-cycle switching (DCS),fractional oversampling,injection-locked ring oscillator (ILRO),jitter filtering,multi-phase clock generator (MPCG),phase offset detector
AI 理解论文
溯源树
样例
生成溯源树,研究论文发展脉络
Chat Paper
正在生成论文摘要