Dynamic Segmented Bus for Energy-Efficient Last-Level Cache in Advanced Interconnect-Dominant Nodes
IEEE EMBEDDED SYSTEMS LETTERS（2024）
Key words
Random access memory,Very large scale integration,Energy efficiency,Advance node,energy efficiency,interconnect dominance,last level cache,segmented bus,SRAM,system-technology co-optimization
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined