A 0.41ns CLK-OUT Delay, 0.22mvrms Input-Referred Noise CMOS Integration Dynamic Comparator with Flipping Capacitor for Charge Reuse
IEEE Solid-State Circuits Letters（2024）
Key words
CMOS integration,dynamic comparator,high speed,flipping capacitor,charge reuse
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined