Patterning Process and Electrical Yield Optimization at the Limits of Single Exposure EUV 0.33 NA: a Pitch 26nm Damascene Process

V.M. Blanco Carballo, K. Vandersmissen. B. De Wachter,K. Nafus,Y. Feurprier, A. Thiam, A. Hsu,C. Tabery, J. Doise,P. De Schepper

2024 IEEE International Interconnect Technology Conference (IITC)（2024）

引用 0|浏览2

关键词

Optimization Process,Single Exposure,Processing Steps,Oxide Layer,Electrical Measurements,Polishing Step,Baking Process,Field Width

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要