HLS Implementation of a Building Cube Stencil Computation Framework for an FPGA Accelerator
2024 IEEE International Conference on Consumer Electronics (ICCE)（2024）
Key words
Stencil Computation,Building-Cube Method,FPGA Implementation,High-Level Synthesis
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined