Design of a Generic Dynamically Reconfigurable Convolutional Neural Network Accelerator with Optimal Balance
Electronics（2024）
Key words
hardware accelerator,convolutional neural network,depthwise separable convolution,deconvolution,dynamically reconfigurable,on-chip computing scheme,resource utilization,high balance
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined