Pre-PDK Block-Level PPAC Assessment of Technology Options for Sub-7Nm High Performance Logic
DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XII（2018）
关键词
place-and-route,inset power-staple,shared power-rail,block-level PPAC
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要