SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs
2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)（2020）
Key words
DSL,FPGA,Systolic Array,Space-Time Transformation,URE
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined