2.7 IBM Z15: A 12-Core 5.2ghz Microprocessor
2020 IEEE International Solid- State Circuits Conference - (ISSCC)（2020）
关键词
redundant array of independent memory interface,PCle Gen4 interfaces,design points,copper interconnect,GlobalFoundries high performance SOI FinFET technology,system controller chip,z15 system,IBM z15,IBM Z microprocessor,12-core microprocessor,A-BUS interfaces,L1 SRAM cache,L2 eDRAM cache,SC chip,CP chip,X-BUS interfaces,L3 embedded DRAM cache,central processor,system capacity,frequency 5.2 GHz,frequency 2.6 GHz,size 14.0 nm,storage capacity 8 Mbit,storage capacity 256 Kbit,storage capacity 960 Mbit,bit rate 2.3 Tbit/s,bit rate 5.6 Tbit/s
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要