A 16gb 18gb/s/pin GDDR6 DRAM with Per-Bit Trainable Single-Ended DFE and PLL-less Clocking
IEEE Journal of Solid-State Circuits（2018）
关键词
Decision feedback equalizer (DFE),GDDR6,graphic DRAM,high-speed memory,wireline transceiver
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要