An SEU-Resilient SRAM Bitcell in 65-Nm CMOS Technology
Journal of Electronic Testing（2016）
Key words
SRAM,12 T bitcell,Single event upset,Radiation hardening by design
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined