Hardware Preprocessing for the H1-Level 2 Neural Network Trigger Upgrade
IEEE Transactions on Nuclear Science(2002)
Key words
field programmable gate arrays (FPGAs),neural networks,preprocessing,trigger circuits
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined